Find your dream job NOW!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: ASIC Engineering Technical Lead, Location: Bangalore, Karnataka

Page: 5

Staff Applications Engineer

,-age,-military-veteran-status,-or-disability. /span /p custom_fields.CareerAreas-Applications-Engineering custom_fields....SubCategory-Applications-Engineering custom_fields.EmployeeStatus-Employee custom_fields.unposting_date-2026-12-31 custom_fields...

Company: Synopsys
Posted Date: 30 Jan 2026

Formal Verification Engineer, Senior

,-age,-military-veteran-status,-or-disability. /span /p custom_fields.CareerAreas-ASIC-Digital-Design custom_fields....SubCategory-ASIC-Digital-Design custom_fields.EmployeeStatus-Employee custom_fields.unposting_date-2026-10-06 custom_fields...

Company: Synopsys
Posted Date: 30 Jan 2026

Architect - High Speed Interface Pre-Silicon Validation Emulation Specialist

,-age,-military-veteran-status,-or-disability. /span /p custom_fields.CareerAreas-ASIC-Digital-Design custom_fields....SubCategory-ASIC-Digital-Design custom_fields.EmployeeStatus-Employee custom_fields.unposting_date-2026-11-05 custom_fields...

Company: Synopsys
Posted Date: 30 Jan 2026

Principal Engineer-High Speed Interface Pre-Silicon Validation/Verification

,-age,-military-veteran-status,-or-disability. /span /p custom_fields.CareerAreas-ASIC-Digital-Design custom_fields....SubCategory-ASIC-Digital-Design custom_fields.EmployeeStatus-Employee custom_fields.unposting_date-2026-10-29 custom_fields...

Company: Synopsys
Posted Date: 30 Jan 2026

Sr. Staff Engineer-High Speed Interface Pre-Silicon Validation Emulation Specialist

,-age,-military-veteran-status,-or-disability. /span /p custom_fields.CareerAreas-ASIC-Digital-Design custom_fields....SubCategory-ASIC-Digital-Design custom_fields.EmployeeStatus-Employee custom_fields.unposting_date-2026-11-05 custom_fields...

Company: Synopsys
Posted Date: 30 Jan 2026

Staff/ Sr Staff RTL Design Engineer

,-age,-military-veteran-status,-or-disability. /span /p custom_fields.CareerAreas-R&D-Engineering custom_fields....SubCategory-R&D-Engineering custom_fields.EmployeeStatus-Employee custom_fields.unposting_date-2026-04-30 custom_fields...

Company: Synopsys
Posted Date: 30 Jan 2026

Sr Staff Application Engineer – ECO Timing

technical concepts for both engineering and management audiences. Your proactive approach, attention to detail... languages. Comprehensive understanding of ASIC design flow, VLSI, and/or CAD engineering principles. Who...

Company: Synopsys
Posted Date: 30 Jan 2026

Principal Engineer Software

in enterprise, data center, and cloud environments. Lead the development of L2-L4 network security features, including stateful TCP... pipelines using DPDK for multi-core platforms, and interface with ASIC functions. Create scalable software solutions...

Posted Date: 30 Jan 2026

Principal Engineer-High Speed Interface Pre-Silicon Validation/Verification

,-age,-military-veteran-status,-or-disability. /span /p custom_fields.CareerAreas-ASIC-Digital-Design custom_fields....SubCategory-ASIC-Digital-Design custom_fields.EmployeeStatus-Employee custom_fields.unposting_date-2026-11-06 custom_fields...

Company: Synopsys
Posted Date: 29 Jan 2026

Senior Physical Design Engineer

Physical Design Engineer at Analog Devices, you will play a key role in delivering complex ASIC and SoC designs across multiple... technology nodes, directly supporting ADI’s mission of innovation and impact. You will lead challenging floorplanning, place...

Posted Date: 29 Jan 2026

NPU/AI Processor Synthesis Sr Staff Engineer

+ years of Hardware Engineering or related work experience. Required Skills Technical Expertise Strong knowledge of ASIC...'s in Electrical Engineering, Computer Engineering, or related field. Experience 12+ years in ASIC synthesis and timing closure...

Company: Qualcomm
Posted Date: 29 Jan 2026

Staff DFT Engineer

. This role requires deep hands-on expertise, strong technical judgment, and the ability to lead and mentor junior engineers... technical lead for one or more chips Guide and review work of junior and senior DFT engineers Define best practices...

Posted Date: 28 Jan 2026

IC Package layout designer - 4 to 8 Years - Bangalore

to make a significant impact on the future of networking innovation within the Cisco Silicon One initiative. As a lead..., and collaborate across multi-functional teams to accelerate the creation of industry-leading silicon packages. Beyond technical...

Company: Cisco Systems
Posted Date: 28 Jan 2026

Senior Physical Design Engineer

Physical Design Engineer at Analog Devices, you will play a key role in delivering complex ASIC and SoC designs across multiple... technology nodes, directly supporting ADI’s mission of innovation and impact. You will lead challenging floorplanning, place...

Posted Date: 28 Jan 2026

System on Chip (SoC) Architect

& ASIC Research Team is seeking an experienced System on Chip (SoC) Architect to join our development team. The ideal... broader value in adjacent opportunities. The Platform and ASIC Research Lab teams focuses on access technologies, generate...

Company: Nokia
Posted Date: 27 Jan 2026

IC Package design engineer

to make a significant impact on the future of networking innovation within the Cisco Silicon One initiative. As a lead..., and collaborate across multi-functional teams to accelerate the creation of industry-leading silicon packages. Beyond technical...

Company: Cisco Systems
Posted Date: 26 Jan 2026

DFT Manager

compatibility with testing standards. Team Leadership: Lead & manage a team of DFT engineers, providing mentorship and technical... Engineering, or related field. 15+ years of experience in DFT for ASIC/SoC design, with a strong background in automotive...

Company: onsemi
Posted Date: 25 Jan 2026

Staff Digital Design Engineer

for modern data centers and energy infrastructure. The successful candidate will lead key aspects of digital design execution... expertise and technical execution between a co-located digital design team and US-based subject matter experts, ensuring...

Posted Date: 20 Jan 2026

Backend Design Engineer - IC (Analog & IP characterization)

Job Category: Applied R&D Job Description: Nokia Bell Labs Core Research: Platforms & ASIC Research Team is seeking... characterization of Digital Hard IPs. You will lead the design/development & characterization using your experience with industry...

Company: Nokia
Posted Date: 18 Jan 2026

Staff Product Test Engineer

: This technical lead role will lead the Product and Test Engineering (PTE) activities on new product development of ASIC and SOC... products developed in the newly formed Digital ASIC Business Unit. The role will lead PTE team that drives the post-silicon...

Posted Date: 15 Jan 2026