Find your dream job NOW!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: RTL, Location: California

Page: 16

Senior Principal Memory Architect

in close collaboration with RTL, physical design, and validation teams. Develop system-level models to evaluate and optimize...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 06 Nov 2025

Wireless SoC RF Integration and Validation Engineer

spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation...

Company: Apple
Location: Los Angeles, CA
Posted Date: 06 Nov 2025

CPU Implementation Engineer

-offs • Drive RTL-to-GDS design convergence through microarchitecture and logic (RTL) optimizations using synthesis...

Company: Apple
Location: Santa Clara, CA
Posted Date: 06 Nov 2025

WSoC RF Test Automation Engineer

spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation...

Company: Apple
Location: Los Angeles, CA
Posted Date: 06 Nov 2025

CPU Physical Design Engineer

design. Description As a CPU Physical Design Engineer, you will drive or participate in the following: • Drive RTL-to-GDS...

Company: Apple
Location: Santa Clara, CA
Posted Date: 06 Nov 2025

GPU Design Engineer - Memory Hierarchy

! Description As a GPU Design Engineer, you will participate in micro-architecture specification and RTL coding. Explore architecture trade...

Company: Apple
Location: Santa Clara, CA
Posted Date: 05 Nov 2025

Analog-Mixed Signal Design Engineer

, FIFO, CDR, PLL etc. Design and debug experience on RTL level signal synchronization, clock tree and cross domain clock...

Company: OmniVision
Location: Santa Clara, CA
Posted Date: 05 Nov 2025
Salary: $105000 - 135000 per year

Bluetooth MAC Systems Validation Engineer

spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation...

Company: Apple
Location: San Francisco, CA
Posted Date: 04 Nov 2025

Mixed-Signal IP Firmware Engineer

concepts is a plus. Familiarity with RTL or Verilog is a plus. Strong communication and presentation skills. Pay...

Company: Apple
Location: San Diego, CA
Posted Date: 02 Nov 2025

Mixed-Signal IP Firmware Engineer

) is a plus. Experience with real-time operation system is a plus. Understanding of mixed signal concepts is a plus. Familiarity with RTL...

Company: Apple
Location: San Diego, CA
Posted Date: 02 Nov 2025
Salary: $120300 - 181200 per year

Senior ASIC Engineer

will have: *RTL Design *ASIC front-end experience *Scripting Languages knowledge (e.g. Perl or Python) Minimum Qualifications...

Company: Qualcomm
Location: Santa Clara, CA
Posted Date: 02 Nov 2025
Salary: $126700 - 190100 per year

Mixed-Signal IP Firmware Engineer

concepts is a plus. Familiarity with RTL or Verilog is a plus. Strong communication and presentation skills. Pay...

Company: Apple
Location: Cupertino, CA
Posted Date: 02 Nov 2025

Custom IP Design Engineer

technologies. To support its growing needs, we have a Custom Solutions Team for design and development (RTL to GDS) of various... and development of best-in-class custom digital IP from RTL to GDS for optimizing SoC Power, Performance and Area (PPA). It includes...

Company: Qualcomm
Location: San Diego, CA
Posted Date: 01 Nov 2025
Salary: $115600 - 173400 per year

SoC Integration and Synthesis Engineer

design, writing UPFs, close on power intent verification at the chip level. - Work on RTL integration, timing constraints... with scripting languages like Perl or Tcl or Python RTL logic design or implementation experience on multi-million gate ASICs...

Company: Apple
Location: Cupertino, CA
Posted Date: 01 Nov 2025

ASIC Design Engineer

with: - Architecture research and/or development of memory or highly interconnected system architectures. - RTL/micro-architecture...

Company: Apple
Location: Santa Clara, CA
Posted Date: 31 Oct 2025
Salary: $126800 - 190900 per year

Wireless SoC Design Engineer

team spanning RF/Analog architecture, and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration... you to apply. Description Develop microarchitecture and RTL for a System-on-Chip (SoC) IP design, aligning with specified functional requirements...

Company: Apple
Location: San Diego, CA
Posted Date: 31 Oct 2025

Design Verification Engineer

hardware systems-ranging from individual IP blocks to subsystems and full SoC-working closely with architecture, RTL, software...

Company: OpenAI
Location: San Francisco, CA
Posted Date: 31 Oct 2025

Debug SoC Design Engineer

spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation... RTL ownership of debug and trace hub - development, assessment, and refinement of RTL design to target power, performance...

Company: Apple
Location: Irvine, CA
Posted Date: 31 Oct 2025

Verification Engineer

of industry standard verification methodologies and tools Hands on and In-depth knowledge in UVM, System Verilog, RTL design...

Company: Broadcom
Location: San Jose, CA
Posted Date: 31 Oct 2025
Salary: $120000 - 192000 per year

RFIC Design Engineer

and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test...

Company: Apple
Location: Irvine, CA
Posted Date: 31 Oct 2025