Find your dream job NOW!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: RTL Design Lead - IP Design, Location: Bangalore, Karnataka

Page: 3

GPIO Circuit Design Engineering Manager

. For more information, visit www.gf.com. Job Summary: The GPIO Manager will lead the design, development, and delivery of GPIO IP blocks... a team of design and verification engineers to deliver GPIO IP blocks. Manage project schedules, deliverables, and resource...

Posted Date: 09 Sep 2025

Senior Staff Engineer- Physical Design

. You will play a crucial role in developing and implementing timing and logic ECOs, collaborating closely with the RTL design team..., above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact Built on decades of expertise...

Company: Marvell
Posted Date: 16 Aug 2025

Senior Principal Design Engineer

. What You Can Expect Design, develop, implement, verify, and document micro-architecture and RTL for complex designs in the... docs, RTL coding, specifications of timing, closely work with design verification teams to review test plans and execution...

Company: Marvell
Posted Date: 15 Aug 2025

Associate III - VLSI Mem Design

of RTL Design/Module and provide support to junior engineers in Verification/PD/DFT/Circuit Design/Analog Layout/STA... PT/Tempus Calibre etc. (any one) Technical Knowledge: (any one)a. Partially implement IP Spec Architecture Design Micro...

Company: UST
Posted Date: 15 Aug 2025

ASIC Design Engineer

architects, IP developers and physical design teams to develop SoCs that meets the power, performance and area goals for Amazon... Architecture and Design of custom IPs for integration into SOC's. Design & Develop RTL for Interfaces, Power Management, Clocking...

Company: Amazon
Posted Date: 01 Aug 2025

Design Principal Engineer

performance, architectural and design requirement reviews with cross-functional teams, IP Vendors and customers Implement..., above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact Marvell Data Centre Engineering (DCE...

Company: Marvell
Posted Date: 30 Jul 2025

Senior Manager, Design Verification Engineering

Design Verification team at Aeva India, you will build and lead a team of talented verification engineers to verify new.... You will work closely with cross-functional teams of Architects, RTL design and Verification, Physical Design, and System software...

Company: Aeva
Posted Date: 29 Jul 2025

VLSI Lead - L1

.com. Job Description: Job Description Role Purpose The purpose of this role is to lead the VLSI development and design of the system by defining the various... to Skip to Content Link Search Jobs Job Description Apply now Start Please wait... Job Title: VLSI Lead - L1 Req...

Company: Wipro
Posted Date: 10 Oct 2025

Lead MTS Verification Engineering

Overview: Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Senior/Lead MTS Design..., sequences, debug of controller RTL design · Development & support of Verification environment scripting and capabilities...

Company: Rambus
Posted Date: 09 Oct 2025

DFT Lead- Bangalore- 10+ years’ experience

on various aspects of IP and SoC DFT including the DFT Architecture, Spyglass DFT, RTL implementation, Verification, Scan...We are looking for an energetic, passionate and process oriented DFT Lead who has extensive experience in planning...

Company: Angel & Genie
Posted Date: 02 Oct 2025

Lead DFT Engineer

We are seeking an experienced Lead DFT Engineer to drive the integration and optimization of Design-for-Test (DFT) architecture.... Own DFT planning, insertion, verification, and validation processes. Collaborate with RTL Design, Physical Design...

Posted Date: 30 Sep 2025

VLSI Lead - L1

.com. Job Description: Job Description Role Purpose The purpose of this role is to lead the VLSI development and design of the system by defining the various... to Skip to Content Link Search Jobs Job Description Apply now Start Please wait... Job Title: VLSI Lead - L1 Req...

Company: Wipro
Posted Date: 27 Sep 2025

Technical Lead II - VLSI m-CD

contributor take ownership for any one or more task/module of RTL Design/Module Verification/PD/DFT/Circuit Design/Analog Layout... PT/Tempus Calibre etc. (experience with one or more tools) Technical Knowledge:a. Implement IP Spec Architecture Design...

Company: UST
Posted Date: 13 Sep 2025

Technical Lead II - VLSI MD

contributor take ownership for any one or more task/module of RTL Design/Module Verification/PD/DFT/Circuit Design/Analog Layout... PT/Tempus Calibre etc. (experience with one or more tools) Technical Knowledge:a. Implement IP Spec Architecture Design...

Company: UST
Posted Date: 12 Sep 2025

VLSI Lead - L1

.com. Job Description: Job Description Role Purpose The purpose of this role is to lead the VLSI development and design of the system by defining the various... to Skip to Content Link Search Jobs Job Description Apply now Start Please wait... Job Title: VLSI Lead - L1 Req...

Company: Wipro
Posted Date: 04 Sep 2025

Lead MTS Verification Engineering

Overview: Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Senior/Lead MTS Design..., and correction to test environment, sequences, debug of controller RTL design Development & support of Verification environment...

Company: Rambus
Posted Date: 30 Jul 2025

Technical Lead - DV

and drive SOC Design Verification for an ARM based SoC Design. Extensive experience in SV/UVM based SOC or IP Verification... failures across IP, interconnects , Subsystem & Top level, and work with RTL team for resolution. Define Functional/Code...

Company: Quest Global
Posted Date: 19 Jul 2025

Urgently Hiring 10 + Years of DFT Lead Engineers_Exposure on SCAN insertion, ATPG and pattern simulation/debug._Bangalore Location_CTC 80 LPA+

of the role, but not limited to,  working on various aspects of IP and SoC DFT including the DFT Architecture, Spyglass... DFT, RTL implementation, Verification, Scan and ATPG.  SCAN insertion, ATPG and pattern simulation/debug.  MBIST...

Company: Angel & Genie
Posted Date: 27 Sep 2025

Technical Lead II - VLSI ML

contributor take ownership for any one or more task/module of RTL Design/Module Verification/PD/DFT/Circuit Design/Analog Layout... PT/Tempus Calibre etc. (experience with one or more tools) Technical Knowledge:a. Implement IP Spec Architecture Design...

Company: UST
Posted Date: 13 Sep 2025

Technical Lead I - VLSI PD CAD

Backend or Analog design with minimal supervision Outcomes: * Work as an individual contributor owning any one task of RTL... Calibre etc. (experience in one or more tools) Technical Knowledge:a. IP Spec Architecture Design Micro Architecture...

Company: UST
Posted Date: 12 Sep 2025