Find your dream job NOW!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: SOC Logic Design Engineer, Location: USA

Page: 5

Physical Design Engineer

hardworking Physical Design Engineer. As a member of our wide-ranging group, you will have the rare and great opportunity to craft..., we will be at the center of a PHY design effort working with architecture, CAD, timing, and logic design teams, with a critical impact...

Company: Apple
Location: Cupertino, CA
Posted Date: 23 Oct 2025

Physical Design Engineer

Verification Shown Knowledge of Basic SoC Architecture and HDL languages like Verilog to be able with logic design team for timing... hardworking Physical Design Engineer. As a member of our wide-ranging group, you will have the rare and great opportunity to craft...

Company: Apple
Location: Cupertino, CA
Posted Date: 22 Oct 2025
Salary: $126800 - 190900 per year

Sensing HW Design Electrical Engineer

Design Engineer you will be leading deliverables to align with project goals while ensuring thorough and precise..., including oscilloscopes, logic analyzers, and multi-meters. Preferred Qualifications Electronics experience in SOC...

Company: Apple
Location: Cupertino, CA
Posted Date: 22 Oct 2025

Field Programable Gate Array Firmware Engineer III - Hardware Design

Engineer to design, develop, document, integrate, test, and debug FPGA and SoC architectures for Department of Defense (DoD... include FPGA/SoC design, simulation and verification, generating design documentation, and firmware integration and testing...

Posted Date: 18 Oct 2025
Salary: $108496.89 - 149183.22 per year

ASIC Design Engineer - Pixel IP DMA

products to millions of customers quickly. Description As a Pixel IP DMA Design Engineer in the Pixel IP team.../SoC front-end ASIC RTL design Tight-knit collaboration skills with excellent written and verbal communication skills...

Company: Apple
Location: Cupertino, CA
Posted Date: 18 Oct 2025

ASIC/FPGA Design Engineer (SMES)

security. Job Title: ASIC/FPGA Design Engineer (SMES) Job Code: 29446 Job Location: Camden, NJ Schedule: 9/80 Regular... Manager, Engineering (ASIC/FPGA), the Senior Member of Engineering Staff (SMES) will be part of the key ASIC/FPGA design team...

Location: Camden, NJ
Posted Date: 12 Oct 2025
Salary: $111515 - 151500 per year

FPGA/ASIC Design Engineer

A client of Innova Solutions is immediately hiring a FPGA Design Engineer. Position Type: Full time Contract... Duration: 06-12 Months Location: Reston, VA 20191 (Onsite) As a FPGA Design Engineer, you will: Experience mapping...

Company: Innova Solutions
Location: Reston, VA
Posted Date: 11 Oct 2025

Senior Staff RTL Design Engineer

RESPONSIBILITIES: As an ASIC Design Engineer, your responsibilities span various aspects of SOC design: Write microarchitecture... and/or design specifications Design, implement, and debug complex logic designs Integrate complex IPs into the SOC Work...

Posted Date: 10 Oct 2025

Principal, Memory Design Engineer

your career. LEAD, PRINCIPAL SYSTEMS DESIGN ENGINEER - Memory THE ROLE: We are looking for a dynamic, energetic Lead... / Principal Systems Design Engineer to join our growing team. As a key contributor to the success of AMD’s product...

Location: Austin, TX
Posted Date: 08 Oct 2025

Digital IC Design Staff Engineer

and integrate IPs for System-on-Chip SoC solutions using state-of-art IC design methodologies, clock domain crossing (CDC)-based.... Analyze and develop the functionality of IC design by utilizing the knowledge of logic design and related very-large-scale...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 08 Oct 2025
Salary: $105470 - 158000 per year

Principal Physical Design Engineer

's Central Physical Design team, you’ll provide backend design services to Marvell's SoC groups, working across a variety... and targeted at the forefront of data infrastructure. What You Can Expect As a Principal Physical Design Engineer specializing...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 05 Oct 2025
Salary: $146850 - 220000 per year

Physical Design Engineer

for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement...) to execute and enable architecture and design of a specific part of a block/SoC or IC Package. Writes technical documentation...

Company: Qualcomm
Location: Austin, TX
Posted Date: 27 Sep 2025
Salary: $98500 - 147700 per year

FPGA Digital Design Engineer 3/4

design experience with VHDL within the past 3 years · Experience with AMD/Xilinx and/or Intel/Altera SoC FPGAs... are not only part of history, they're making history. Northrop Grumman Advanced Weapons has an opening for a FPGA Digital Design...

Company: Northrop Grumman
Location: Northridge, CA
Posted Date: 26 Sep 2025
Salary: $121400 - 182000 per year

GPU Design Engineer - Memory Hierarchy

help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You'll...! Description As a GPU Design Engineer, you will participate in micro-architecture specification and RTL coding. Explore architecture trade...

Company: Apple
Location: Santa Clara, CA
Posted Date: 14 Sep 2025
Salary: $126800 - 190900 per year

Physical Design Engineer (Silicon Engineering)

ultimate goal of enabling human life on Mars. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're..., logic equivalency and other signoff checks) Develop/improve physical design methodologies and automation scripts...

Company: SpaceX
Location: USA
Posted Date: 09 Sep 2025

Physical Design Engineer II (Silicon Engineering)

ultimate goal of enabling human life on Mars. SOC/ASIC PHYSICAL DESIGN ENGINEER II (SILICON ENGINEERING) At SpaceX we're..., logic equivalency and other signoff checks) Develop/improve physical design methodologies and automation scripts...

Company: SpaceX
Location: USA
Posted Date: 09 Sep 2025
Salary: $140000 - 170000 per year

Senior Engineer, Front End Computer Aided Design

- Be part of a central FE CAD team that drives common FE methodologies for SoC and IP design. - Be the specialist... to, C, C++, C#, Java, JavaScript, or Python - Experience with hand-off to backend and Logic Design compilation, elaboration...

Company: Microsoft
Location: Mountain View, CA
Posted Date: 10 Dec 2025

Senior ASIC Design Engineer

NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world’s leading SoC's and GPU... design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor-planning, ECO...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 10 Dec 2025

DFT Design Engineer

to: Develops the logic design, register transfer level (RTL) coding, simulation, and provides DFT timing closure support as well..., and methods to write and generate RTL and structural code to integrate DFT. Optimizes logic to qualify the design to meet power...

Company: Intel
Location: Santa Clara, CA
Posted Date: 10 Dec 2025

Principal Design Engineer

/Network On Chip or Networking ASICs or Complex Control Logic CPU or graphics core design. Complex algorithmic designs...You will be part of the design team driving many facets of high performance, high bandwidth designs. The tasks...

Company: Microsoft
Location: Mountain View, CA
Posted Date: 10 Dec 2025