Find your dream job NOW!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Senior Analog and Mixed Signal Design Engineer, Location: Bangalore, Karnataka

Page: 2

Senior System Integration and Test Engineer

Responsibilities Maxlinear is seeking a Senior System Integration and Test Engineer to join our dynamic team focused... world’s communication networks for everyone through our highly integrated radio-frequency (RF), analog, digital, and mixed...

Company: MaxLinear
Posted Date: 29 Oct 2025

Senior Staff Digital SOC Engineer - AMS

Responsibilities MaxLinear is seeking a Senior Staff Digital SOC Engineer to join our Analog Mixed Signal (AMS... systems, digital design fundamentals and knowledge of CMOS logic fundamentals. Engineer should be well versed in industry...

Company: MaxLinear
Posted Date: 26 Sep 2025

Senior Principal ASIC Architecture verification Engineer

integrated radio-frequency (RF), analog, digital, and mixed-signal semiconductor solutions for access and connectivity, wired...Responsibilities MaxLinear is seeking Senior Staff ASIC Verification Lead Engineer to work from our Bangalore, India...

Company: MaxLinear
Posted Date: 26 Sep 2025

Senior Staff Systems Engineer (Serial / Bridge)

Responsibilities The Senior Staff Systems Engineer will work on the architecture & design of serial and bridge IC...), analog, digital, and mixed-signal semiconductor solutions for access and connectivity, wired and wireless infrastructure...

Company: MaxLinear
Posted Date: 26 Sep 2025

Senior DFT Engineer - Hardware

with Mixed Signal Circuit design teams to understand the analog design components in an IO cell. Collaborate with other DFX teams... Test problems in the mixed-signal world and develop a scalable test solution that works across platforms. Work...

Company: Nvidia
Posted Date: 24 Oct 2025

Digital Design Lead

System on Chip (SOC) Digital Design Senior Principal Engineer, who will be responsible for end to end SOC design development..., mixed-signal and digital signal processing technologies. We embrace a culture of innovation and collaboration to push the...

Posted Date: 20 Sep 2025

Associate III - VLSI IO Design

Floorplan Clocks P&R STA Extraction Physical Verificatione. Strong knowledge of Soft / Hard / Mixed Signal IP Design Processor... Frontend Backend or Analog design with minimal supervision Outcomes: * Work as an individual contributor to own any one task...

Company: UST
Posted Date: 13 Sep 2025

Staff Engineer, AMS Verification Engineering

Engineer About the Role As a Staff Design Verification Engineer at Analog Devices, you will provide technical leadership... in developing verification strategies for our most complex analog and mixed-signal designs. You'll architect sophisticated...

Posted Date: 22 Nov 2025

Principal Electrical Engineer

incorporating mixed-signal, power management, and embedded processing subsystems, with documented design outputs and revision... design, including mixed-signal systems with documented contributions to commercially released products. Demonstrated...

Company: Danaher
Posted Date: 23 Nov 2025

Associate II - VLSI

DFT Floorplan Clocks P&R STA Extraction Physical Verificatione. Knowledge in Soft / Hard / Mixed Signal IP Design... of VLSI Frontend Backend or Analog design under minimal supervison from the Lead Outcomes: * As an Individual contributor...

Company: UST
Posted Date: 29 Oct 2025

Associate II - VLSI DFT

DFT Floorplan Clocks P&R STA Extraction Physical Verificatione. Knowledge in Soft / Hard / Mixed Signal IP Design... of VLSI Frontend Backend or Analog design under minimal supervison from the Lead Outcomes: * As an Individual contributor...

Company: UST
Posted Date: 14 Oct 2025

Associate II - VLSI DFTN

DFT Floorplan Clocks P&R STA Extraction Physical Verificatione. Knowledge in Soft / Hard / Mixed Signal IP Design... of VLSI Frontend Backend or Analog design under minimal supervison from the Lead Outcomes: * As an Individual contributor...

Company: UST
Posted Date: 14 Oct 2025

IP Verification Lead( LPDDR/DDR PHY)

flows. Experience with VCS simulation tool, Perl/Shell scripting, and Verilog RTL design Experience of analog and mixed..._ SMTS SILICON DESIGN ENGINEER THE ROLE: As a member of the Circuit Technology Group, you will help bring to life cutting...

Posted Date: 25 Sep 2025