AI Full-Chip Floorplanning - Physical Design Engineer

, physical design, and DFT teams to ensure timing closure across multiple modes and corners, while maintaining design quality... RESPONSIBILITIES: Timing Constraints Development: Create and validate block-level and full-chip SDCs for functional and test...