Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: ASIC Design Efficiency Engineer, Location: Santa Clara, CA

Page: 1

ASIC Design Efficiency Engineer - New College Grad 2026

We are now looking for an ASIC Design Efficiency Engineer. NVIDIA is seeking extraordinary methodology engineers... to design hardware accelerators and processors on our next-generation mobile, embedded and datacenter platforms. This position...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 27 Jun 2025
Salary: $96000 - 184000 per year

ASIC Design Efficiency Engineer

We are now looking for an ASIC Design Efficiency Engineer! NVIDIA is seeking extraordinary methodology engineers... to design hardware accelerators and processors on our next-generation mobile, embedded and datacenter platforms. This position...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 15 Jun 2025

ASICS Design Verification Engineer - SCL

in Engineering, Science, or a closely related field 10+ years of experience with ASIC design and verification tools, techniques..., or a closely related field 12+ years of experience with ASIC design and verification tools, techniques, and methodology 12+ years...

Company: Qualcomm
Location: Santa Clara, CA
Posted Date: 18 Jun 2025

Senior ASIC Design Engineer

NVIDIA is seeking an outstanding Senior ASIC Design Engineer to design and implement the world’s leading SoC's and GPU.... A deep understanding of ASIC design flow including RTL design, verification, logic synthesis, timing analysis, ECO, and post...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 02 May 2025

ASIC Design Engineer - New College Grad 2025

a more exciting time to join our team! NVIDIA is seeking outstanding ASIC Design Engineers to design and implement the world... part of the System ASIC Design team to help develop and improve our RTL and SOC designs Collaborate with architects, ASIC...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 29 Jun 2025
Salary: $96000 - 184000 per year

Senior Reset and Boot ASIC Engineer

NVIDIA is looking for a Senior Reset and Boot ASIC Engineer to join our System ASIC team! NVIDIA has continuously... choice to join us today. NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world's leading...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 18 Jun 2025

Senior Software Engineer, ASIC Verification Tools

on experience with ASIC design and verification Good with C++ and other programming languages like Python, Perl, TCL, etc. Good... verification support Develop new methodologies to improve verification efficiency and capacity Co-develop EDA tools...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 03 May 2025

Senior Staff Engineer, Physical Design

, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact As a Senior Staff Physical Design... Engineer at Marvell Technology, you will be a key part of a highly skilled global team focused on designing next-generation...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 24 Jun 2025
Salary: $124420 - 186400 per year

Senior Staff Engineer, Physical Design

, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact As a Senior Staff Physical Design... Engineer at Marvell Technology, you will be a key part of a highly skilled global team focused on designing next-generation...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 12 Jun 2025
Salary: $124420 - 186400 per year

Package Layout Engineer - Hardware

NVIDIA's GPUs and SOCs are the world leaders in power, performance and efficiency. We are continually innovating..., we are now seeking a hard-working Package Layout Engineer who is committed to making a difference in the world through...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 02 Jul 2025

Signal & Power Integrity Engineer - NTSG

_ THE ROLE: As a Signal Integrity Engineer in Networking Technology & Solutions Group (NTSG), you will be responsible... for ensuring that AMD’s next-generation products deliver industry-leading reliability, performance, and efficiency. This role...

Posted Date: 15 Jun 2025

Senior Distinguished Engineer

scaling in ASIC designs. Multi-Die Systems: Design and implement multi-die systems and technologies, including....D. preferred. Experience: Minimum of 15 years in ASIC design and architecture, with a focus on networking applications. Technical...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 07 Jun 2025

Senior Silicon Engineer

achieve that mission. As a Senior Silicon Engineer - ASIC verification in the Data Processing Unit team... and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering...

Company: Microsoft
Location: Santa Clara, CA
Posted Date: 09 May 2025
Salary: $117200 per year

Server Chipset Power Engineer

, idle low power and silicon/system limits Strong fundamentals in digital ASIC design and power of CMOS circuits... that push the limits of performance, energy efficiency, and scalability. Our focus is on developing server-class high...

Company: Qualcomm
Location: Santa Clara, CA
Posted Date: 09 May 2025

Senior Package Layout Engineer - Hardware

NVIDIA's GPUs and SOCs are the world leaders in power, performance and efficiency. We are continually innovating..., we are now seeking a hard-working Senior Package Layout Engineer who is committed to making a difference in the world through...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 19 Apr 2025

Sr S/I Engineer (Hardware)

, ASIC Design, PCB Layout, and Validation Test. You will also collaborate cross-functionally with Product Management...-functional team including: ASIC, Board design, PCB layout, Operations supply base management, Platform Software Evaluate design...

Location: Santa Clara, CA
Posted Date: 04 May 2025

Distinguished Engineer - Optical System Architect

ASIC/Switch systems. As a Co-Packaged Optics (CPO) Architect, you will work with cross-functional teams to define.... What You Can Expect Design and Development of CPO Solutions: Lead the design of co-packaged optics architectures, enabling high...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 23 Apr 2025