Find your dream job NOW!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: ASIC Tools Flows Methodology Engineer, Location: Bangalore, Karnataka

Page: 1

ASIC Tools Flows Methodology Engineer

_ MTS SILICON DESIGN ENGINEER THE ROLE: As a Silicon Design Engineer in the AMD AECG ASIC TFM (Tools Flows Methodology... and support of the BE flows. THE PERSON: Engineer with good attitude who seeks new challenges and has good analytical...

Posted Date: 20 Jul 2025

STA/Timing Methodology Engineer

through handling, Knowledge of ASIC back-end design flows, methods, and tools (ICC2, Innovus) Knowledge of Spice... designs and technology nodes. Work on automation scripts within STA/PD tools for methodology development. Good Technical...

Company: Qualcomm
Posted Date: 24 Aug 2025

Technologist Engineer, ASIC Development Engineering (Validation)

. Job Description The SoC Development team is seeking a highly motivated Technologist SoC Validation Engineer to join a team of experienced... validation flows, including planning, execution, and closure. Leadership & Mentorship: Lead and mentor junior/mid-level...

Company: SanDisk
Posted Date: 10 Oct 2025

SoC / ASIC Verification Engineer

level ASIC verification Proficient in debugging firmware and RTL code using simulation tools Proficient in using UVM..._ SENIOR SILICON DESIGN ENGINEER THE ROLE: The focus of this role is to plan, build, and execute the verification of new...

Posted Date: 01 Oct 2025

ASIC Engineer, Design Verification

Meta is hiring Application-Specific Integrated Circuit (ASIC) Design Verification Engineer within the Infrastructure... towards creating a first-pass silicon success. ASIC Engineer, Design Verification Responsibilities Define and implement IP/SoC...

Company: Meta
Posted Date: 19 Aug 2025

ASIC Design Engineer - Performance Monitoring

. We are looking for a top ASIC Design Engineer. In this role, you should have real passion for RTL design implementation and methodologies...NVIDIA System-On-Chip (SOC) group is hiring for a Design Engineer! The complexity of the chips we build has increased...

Company: Nvidia
Posted Date: 24 Jul 2025

Senior ASIC Design Engineer

design team, you will play the role to automate cad flows for ASIC design The candidate: Develops and maintains key common... as part of a methodology team to develop new CAD/methodologies or flows which improve quality of design, reduce design time...

Company: Nokia
Posted Date: 28 Sep 2025

ASIC Physical design FCL Lead

_ SMTS SILICON DESIGN ENGINEER (AECG ASIC PD FCL Lead) THE ROLE: We are looking for an adaptive, self-motivative design... engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD...

Posted Date: 25 Jul 2025

DFX CAD Tools Development Engineer

Methodology, Implementation and design teams with important DFT and power tools development tasks. What we need to see: 2... and see how you can make a lasting impact on the world! As part of the CAD team our engineers develop and support tools...

Company: Nvidia
Posted Date: 12 Aug 2025

Physical Design Engineer

below. Related field experience in CMOS circuit design, and layout verification. Industry standard CAD tools/flows for digital design... improvements, RTL based power estimation and optimization. Experience in CPU/ASIC design methodology and flow development...

Company: Intel
Posted Date: 16 Oct 2025

Physical Design Engineer

for AMD next generation chips in a fast-paced environment on cutting edge technology. THE PERSON: Engineer with a good... Verification (DRC & LVS), Crosstalk Analysis, EM/IR, Formal Equivalence Handling different PNR tools - Synopsys Fusion Compiler...

Posted Date: 16 Oct 2025

Principal Engineer, Physical Design

and execution, Marvell’s custom Processor/ASIC solution offers a differentiated approach with a best-in-class portfolio of data... opportunity to work on both the physical design and methodology for future designs of our next-generation, high-performance...

Company: Marvell
Posted Date: 14 Oct 2025

PMTS Silicon Design Engineer

_ PMTS SILICON DESIGN ENGINEER ABOUT THE DEPARTMENT Central DFX (CDFX) is a centralized ASIC design group within AMD..., gaming and PC markets. It is also responsible for DFT design methodology and CAD automation tools development to support the...

Posted Date: 01 Oct 2025

Senior STA Engineer

Extraction, feed through handling, Knowledge of ASIC back-end design flows and methods and tools (ICC2, Innovus) Knowledge... on automation scripts within STA/PD tools for methodology development. Good Technical writing and Communication skills...

Company: Qualcomm
Posted Date: 25 Sep 2025

Staff STA Engineer

methodologies/tools on different designs and technology nodes. Work on automation scripts within STA/PD tools for methodology... noise, Signal Integrity, Layout Parasitic Extraction, feed through handling, Knowledge of ASIC back-end design flows...

Company: Qualcomm
Posted Date: 25 Sep 2025

Lead RTL SOC Design & integration Engineer

. Strong understanding of SOC design methodology & related flows. (Design integration including UPF, Lint, CDC, RDC, CLP, LEC... Skills Comfortable with design/implementation tools and flows like VCS, SOC Connectivity, Spyglass Lint/CDC/RDC, VCLP...

Posted Date: 09 Sep 2025

SoC / IP Verification Engineer

_ SMTS SILICON DESIGN ENGINEER THE ROLE: The focus of this role is to plan, build, and execute the verification of new... and existing features for AMD’s custom silicon/ASIC designs, resulting in no bugs in the final design. THE PERSON...

Posted Date: 30 Aug 2025

DFX Software QA Test Dev Engineer

the process of Software Quality for our CAD tools and flows. We develop and support flows for all of NVIDIA.... Supporting the development of tools using C++/Python/TCL. Working cross-functionally with DFT Methodology, Implementation...

Company: Nvidia
Posted Date: 24 Jul 2025

Senior Staff Engineer, Physical Design

large designs utilizing a digital design environment. Good understanding of RTL to GDS flows and methodology. Good... and execution, Marvell’s custom Processor/ASIC solution offers a differentiated approach with a best-in-class portfolio of data...

Company: Marvell
Posted Date: 15 Oct 2025

Staff Engineer, Physical Design

Synthesis to GDS flows and methodology. Good scripting skills in languages such as Perl, tcl, and Python. Good understanding... and execution, Marvell’s custom Processor/ASIC solution offers a differentiated approach with a best-in-class portfolio of data...

Company: Marvell
Posted Date: 01 Oct 2025