Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: CPU Debug and Power Management Verification Engineer, Location: Beaverton, OR

Page: 1

CPU Debug and Power Management Verification Engineer

functionality correctness of CPU Power Management, clock control, and debug logic • Develop and execute test plans and schedules... focused on the auxiliary features of a high-performance ARM-based CPU. These features include Power Management, Clock Control...

Company: Apple
Location: Beaverton, OR
Posted Date: 21 May 2025

CPU Debug and Power Management Verification Engineer

functionality correctness of CPU Power Management, clock control, and debug logic • Develop and execute test plans and schedules... focused on the auxiliary features of a high-performance ARM-based CPU. These features include Power Management, Clock Control...

Company: Apple
Location: Beaverton, OR
Posted Date: 17 May 2025

CPU Debug and Power Management Microarchitect/RTL Engineer

quickly. Description As a CPU Debug and Power Management Microarchitect/RTL Engineer, you will own or contribute to the... following: • RTL ownership of CPU debug, trace, power management, clock management, and timer logic - development, assessment...

Company: Apple
Location: Beaverton, OR
Posted Date: 21 May 2025

CPU Debug and Power Management Microarchitect/RTL Engineer

quickly. Description As a CPU Debug and Power Management Microarchitect/RTL Engineer, you will own or contribute to the... following: • RTL ownership of CPU debug, trace, power management, clock management, and timer logic - development, assessment...

Company: Apple
Location: Beaverton, OR
Posted Date: 17 May 2025

CPU Cache Microarchitect/RTL Engineer

queuing, scheduling; starvation and deadlock avoidance SRAM design basics Multiple clock/power domains and power management... of low power microarchitecture techniques Understanding of high-performance techniques and trade-offs in a CPU...

Company: Apple
Location: Beaverton, OR
Posted Date: 06 Jun 2025

CPU Cache Microarchitect/RTL Engineer

, scheduling; starvation and deadlock avoidance SRAM design basics Multiple clock/power domains and power management strategies... Prefetchers, replacement policies Debug capabilities DFT strategies Error detection and correction Understanding of low power...

Company: Apple
Location: Beaverton, OR
Posted Date: 05 Jun 2025