Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: CPU Design Timing Engineer, Location: Beaverton, OR

Page: 1

CPU Design Timing Engineer

. Description As the CPU Design Timing Engineer, you will be responsible for the timing closure of the project. Responsibilities include... to improve analysis flows and engineer efficiency. • Work extensively with CPU micro-architects and Implementation engineers...

Company: Apple
Location: Beaverton, OR
Posted Date: 12 Apr 2025

CPU Cache Microarchitect/RTL Engineer

. • RTL ownership - development, assessment and refinement of RTL design to target power, performance, area and timing goals... engineering team to implement and verify physical design on the aspects of timing, area, reliability, testability and power...

Company: Apple
Location: Beaverton, OR
Posted Date: 06 Jun 2025

CPU Cache Microarchitect/RTL Engineer

. • RTL ownership - development, assessment and refinement of RTL design to target power, performance, area and timing goals... engineering team to implement and verify physical design on the aspects of timing, area, reliability, testability and power...

Company: Apple
Location: Beaverton, OR
Posted Date: 05 Jun 2025

CPU Debug and Power Management Microarchitect/RTL Engineer

quickly. Description As a CPU Debug and Power Management Microarchitect/RTL Engineer, you will own or contribute to the..., and refinement of RTL design to target power, performance, area and timing goals • Micro-architecture development and specification...

Company: Apple
Location: Beaverton, OR
Posted Date: 21 May 2025

CPU Debug and Power Management Microarchitect/RTL Engineer

quickly. Description As a CPU Debug and Power Management Microarchitect/RTL Engineer, you will own or contribute to the..., and refinement of RTL design to target power, performance, area and timing goals • Micro-architecture development and specification...

Company: Apple
Location: Beaverton, OR
Posted Date: 17 May 2025

Physical Design Methodology CAD Engineer

of industry standard PNR tools. Expertise in analysis aspects of Physical Design - extraction, timing, noise, physical... detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance...

Company: Apple
Location: Beaverton, OR
Posted Date: 09 May 2025