Find your dream job NOW!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Chip Power Integrity Engineer, Location: San Jose, CA

Page: 1

Chip Power Integrity Engineer

You will fit this role if: You are an expert in full-chip power integrity analysis using state of the art tools... More specifically we are looking for a chip power integrity expert with the following hands-on know-how: Developed innovative full-chip...

Company: Broadcom
Location: San Jose, CA
Posted Date: 07 Nov 2025

Physical Design Engineer

: Understanding of backend Cadence tools. Deep understanding of Signal Integrity and Power Integrity for High Speed designs...Broadcom is looking for a senior level ASIC physical design engineer. In this highly visible role...

Company: Broadcom
Location: San Jose, CA
Posted Date: 27 Jan 2026

Principal Application Engineer

understanding of signal integrity issues at clock rates of 3 GHz and above. Experience with power management and I2C/I3C serial...Overview: Seeking an experienced applications engineer with DRAM and failure analysis expertise to support...

Company: Rambus
Location: San Jose, CA
Posted Date: 25 Jan 2026

Senior Silicon Design Engineer

is a plus. Experience with PCB/package design and signal/power integrity (SI/PI) analysis is a plus. ACADEMIC CREDENTIALS: Preferably... your career. SENIOR SILICON DESIGN ENGINEER THE ROLE: We are seeking a highly motivated and experienced Senior Silicon...

Posted Date: 14 Jan 2026

Package Design Engineer

Broadcom is seeking an experienced IC package-design engineer for complex flip-chip-BGA packages for industry-leading..., including aspects of signal integrity, power integrity, manufacturability, reliability, and thermal, in partnership...

Company: Broadcom
Location: San Jose, CA
Posted Date: 03 Dec 2025

Package Design Engineer

), and underfill considerations. · Collaborate with Signal Integrity (SI), Power Integrity (PI), and thermal analysis teams to ensure...Job Description: Package Design Engineer Associate III - Product Design Who We Are: Born digital, UST...

Company: UST
Location: San Jose, CA
Posted Date: 15 Nov 2025
Salary: $73000 - 110000 per year

Senior Hardware System Design Engineer

for signal integrity and power integrity analysis, ensuring robust performance in challenging environments. Requirements... and Cadence Allegro, with hands-on experience in schematic capture and layout. Strong understanding of power integrity concepts...

Company: Broadcom
Location: San Jose, CA
Posted Date: 04 Nov 2025
Salary: $120000 - 192000 per year

R&D Engineer IC Design

on high-speed signal integrity (SI), power integrity (PI), and thermal analysis is required. Technical Skills & Experience... integrity (SI), power integrity (PI), and thermal analysis. Familiarity with semiconductor fabrication processes, particularly...

Company: Broadcom
Location: San Jose, CA
Posted Date: 20 Nov 2025
Salary: $120000 - 192000 per year

IC / Semiconductor Package Designer

, escape routing, BGA pattern, and power integrity architecture aligned to system and manufacturing requirements. Interpret...IC / Semiconductor Package Designer Role Overview We are seeking an experienced IC Packaging Engineer to drive...

Company: Broadcom
Location: San Jose, CA
Posted Date: 03 Dec 2025
Salary: $120000 - 192000 per year