DDR PHY Timing Design Engineer

technologies. This position requires involvement in static timing analysis (STA) and closure of DDR PHY interface and internal...: Focused analysis and ownership of specific DDR PHY architecture components for timing closure bottlenecks and convergence...