Physical Design or equivalent tools. Expertise on tool expected. Expertise in Full Chip Clocking or Sub-system level.../Subsystem Floorplan / Netlist, Tile/Block/Partition level Physical Design, Full Chip Static Timing Analysis and Constraints...