Find your dream job NOW!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: PCIe Protocol Verification Engineer, Location: Hyderabad, Telangana

Page: 1

PCIe Protocol Verification Engineer

and subsystems. - Integrate SystemC PCIe IP/Subsystem in Avery PCIe VIPs and utilize for protocol-level verification. - Debug complex... perspectives along the way. Responsibilities - Perform functional and compliance verification of PCIe-based SystemC IPs...

Company: Luxoft
Posted Date: 07 Jan 2026

Senior Verification Engineer, PCIE

NVIDIA is seeking an elite Senior Verification Engineer to verify the design and implementation of the next generation...: Be responsible for verification of the ASIC design, architecture, golden models and micro-architecture of PCIE controllers at IP/sub...

Company: Nvidia
Posted Date: 16 Feb 2026

Senior Verification Engineer, PCIE

NVIDIA is seeking an elite Senior Verification Engineer to verify the design and implementation of the next generation...: Be responsible for verification of the ASIC design, architecture, golden models and micro-architecture of PCIE controllers at IP/sub...

Company: Nvidia
Posted Date: 09 Jan 2026

Lead verification Engineer - high speed protocol

verification Engineer will provide the individual with an opportunity to build a strong technical career in AMD next generation... networking IPs/SS/SoCs. In the Senior RTL Verification Engineer roles, you will work as part of a team which is responsible...

Posted Date: 08 Feb 2026

Staff Engineer - PCIE Drivers

of PCIe protocol OS device driver development and debugging experience Good understanding of virtualization in general... with hardware verification and SW test teams for validation of existing and new HW/SW features Work on PCIe drivers for multiple...

Company: Qualcomm
Posted Date: 02 Mar 2026

Principal ASIC Validation Engineer - PCIe/LPDDR

documents and involve in all validation phases Review SoC Verification plan for PCIe/LPDDR sub system and Create/understand PCIe...Overall ownership of PCIe/LPDDR validation in Architecture, Pre-Silicon, Board Design, Post-Silicon activities Interact...

Company: Micron
Posted Date: 11 Feb 2026

Sr. IP Verification Engineer

verification. Knowledge of PCIe, CXL or other IO protocol is preferred Proficient in Verilog/SystemVerilog, and scripting... your career. SENIOR SILICON DESIGN ENGINEER THE ROLE: The focus of this role is to plan, develop, and execute the SoC...

Posted Date: 18 Feb 2026

Design Verification Engineer

, and other key metrics. * Protocol Compliance Testing: Verify adherence to relevant SerDes protocols such as UCIe, PCIe, Ethernet..., or other simulation-based verification tools. * Knowledge of high-speed serial protocols such as UCIe, PCIe, Ethernet, USB, DDR, or custom...

Company: Luxoft
Posted Date: 04 Feb 2026

RTL Design Engineer With high-speed interfaces Exp

/4/5, LPDDR3/4, HBM, AMBA AXI/AHB/APB protocol Experience in using Lab equipment like PCIe Lecroy/Viavi Exerciser... your career. MTS SILICON DESIGN ENGINEER As a member of the AECG Product Validation and Solutions Team within AMD...

Posted Date: 04 Mar 2026

Senior Emulation Engineer

verification environments when required, and ensure smooth bring-up of PCIe, Ethernet, and SoC components... your career. THE ROLE: We are looking for an adaptive, self-motivative design emulation engineer to join our growing team...

Posted Date: 08 Feb 2026

Lead RTL Design Engineer

/4/5, LPDDR3/4, HBM, AMBA AXI/AHB/APB protocol Experience in using Lab equipment like PCIe Lecroy/Viavi Exerciser... your career. MTS SILICON DESIGN ENGINEER As a member of the AECG Product Validation and Solutions Team within AMD...

Posted Date: 25 Dec 2025

Staff Engineer

Job Description: Looking for an experienced senior verification engineer with 8-10 years of experience in ASIC/SOC/IP...-standard protocol such as Ethernet, PCIe, DDR, USB. Strong debugging skills to address TB issues quickly and test failures...

Company: Cyient
Posted Date: 12 Dec 2025