with understanding in variation, spice modeling, aging simulations, yield analysis. Solid experience with EDA tools such Static Timing... analysis, transistor aging, interconnect extraction, and noise analysis. Contribute to full-chip level timing model build, flow...