Find your dream job NOW!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: RTL Engineer, Location: Santa Clara, CA

Page: 5

CPU Top-Level Design Verification Engineer

Top-Level Design Verification Engineer owning the verification methodology, tools, and flow of a high performance lower... power processor design, you will have the responsibilities as follows: • Work closely with verification engineers and RTL...

Company: Apple
Location: Santa Clara, CA
Posted Date: 18 Sep 2025
Salary: $126800 - 190900 per year

CPU Top-Level Design Verification Engineer

Top-Level Design Verification Engineer owning the verification methodology, tools, and flow of a high performance lower... power processor design, you will have the responsibilities as follows: • Work closely with verification engineers and RTL...

Company: Apple
Location: Santa Clara, CA
Posted Date: 18 Sep 2025

CPU Processor Performance Verification Engineer

on performance debug and tuning. Description As a CPU Processor Performance Verification Engineer owning the verification... with architects and RTL designers on verifying the performance features of the design and correlating with performance models...

Company: Apple
Location: Santa Clara, CA
Posted Date: 18 Sep 2025
Salary: $126800 - 190900 per year

Senior Systems Prototyping Engineer

prototyping platforms. We are now looking for a Senior Systems Prototyping Engineer to join our Emulation team onsite in Santa... Clara, CA. What you'll be doing: Build FPGA prototypes by making RTL FPGA-friendly, partitioning the design and taking...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 17 Sep 2025

CPU Processor Performance Verification Engineer

on performance debug and tuning. Description As a CPU Processor Performance Verification Engineer owning the verification... with architects and RTL designers on verifying the performance features of the design and correlating with performance models...

Company: Apple
Location: Santa Clara, CA
Posted Date: 17 Sep 2025

CPU Processor Performance Verification Engineer

on performance debug and tuning. Description As a CPU Processor Performance Verification Engineer owning the verification... with architects and RTL designers on verifying the performance features of the design and correlating with performance models...

Company: Apple
Location: Santa Clara, CA
Posted Date: 17 Sep 2025

Senior Principal Engineer, Physical Design

capabilities and infrastructure in alignment with company-wide technology strategy Lead RTL-to-GDSII implementation for multiple... understanding of current design technologies used in major foundries Strong understanding of ASIC design flow, RTL integration...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 13 Dec 2025

Senior ASIC Design Engineer

limitations. You are expected to own micro-architecture, implement RTL, and deliver a fully verified, synthesis/timing clean... and development. Experience in micro-architecture and RTL development of complex designs in Verilog. Exposure to Digital systems...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 10 Dec 2025

DFT Design Engineer

to: Develops the logic design, register transfer level (RTL) coding, simulation, and provides DFT timing closure support as well..., and methods to write and generate RTL and structural code to integrate DFT. Optimizes logic to qualify the design to meet power...

Company: Intel
Location: Santa Clara, CA
Posted Date: 09 Dec 2025

DFT Design Engineer

to: Develops the logic design, register transfer level (RTL) coding, simulation, and provides DFT timing closure support as well..., and methods to write and generate RTL and structural code to integrate DFT. Optimizes logic to qualify the design to meet power...

Company: Intel
Location: Santa Clara, CA
Posted Date: 09 Dec 2025

Analog Design Engineer

and timing analysis, and reliability checks. Interface with cross-functional teams like RTL, Verification and Physical Design...

Posted Date: 09 Dec 2025

Senior Staff Engineer, Physical Design

across various disciplines such as Digital/RTL/Analog to ensure design convergence and integration in a timely manner Implement... verification) using industry standard EDA tools Work with RTL design teams to drive assembly and design closure. Provide...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 06 Dec 2025
Salary: $124420 - 186400 per year

Senior Engineer, Physical Design

running RTL code through synthesis and place and route (PnR) tools to create the physical view of the chip, analyzing...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 06 Dec 2025
Salary: $89360 - 133900 per year

Mixed-Signal ASIC Design Engineer

with synthesized digital design flows, using RTL descriptions to deliver verified netlists for physical synthesis, A highly self...

Posted Date: 05 Dec 2025

Mixed-Signal ASIC Design Engineer

and measurement equipment and techniques, Experience with synthesized digital design flows, using RTL descriptions to deliver...

Posted Date: 04 Dec 2025

Principal DSP Engineer

and digital designers. Create DSP and FEC hardware block specifications appropriate for RTL implementation. Perform research...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 28 Nov 2025
Salary: $154240 - 231000 per year

Power Methodology Engineer, Data Center Hardware IPs

applications. Power Optimization: Estimate and analyze power consumption at various stages of chip design (architecture, RTL... or Perl) to enhance power analysis efficiency. Collaboration: Working with other teams, including RTL, Architecture, Physical...

Posted Date: 27 Nov 2025

Senior ASIC Physical Design Engineer, Cache Coherent Interconnects

understanding of ASIC design flow including RTL design and verification, DFT, and ECO. Strong communication and interpersonal...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 21 Nov 2025

SoC Design Engineer

Familiar with digital design flow, including verilog RTL coding/simulation, synthesis, static timing analysis...

Company: OmniVision
Location: Santa Clara, CA
Posted Date: 20 Nov 2025
Salary: $110600 - 140000 per year

Senior SRAM Circuit Design Engineer

and waveform debugging tools. Write RTL and perform verification against circuit What we need to see: MS in Electrical...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 20 Nov 2025