Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".
Keywords: Senior ASIC Physical Design Engineer, Cache Coherent Interconnects,
Location: Santa Clara, CA
As a member of our CPU CacheCoherentInterconnectsDesign Team, you will be responsible for the physicaldesign of CPU... and Physicaldesign teams responsible for achieving timing, area, performance and power goals of the unit. Help define the...
