Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: SERDES PHY Analog Design Engineer, Location: Bangalore, Karnataka

Page: 1

Serdes PHY Analog Design Engineer

Design, Rx, Tx, PLL, SerDes, PHY, Serializer, Deserializer, VCO, High-speed Trans receiver Applicants: Qualcomm is an equal... Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical...

Company: Qualcomm
Posted Date: 19 Jun 2025

SERDES PHY Analog Design Engineer

Design, Rx, Tx, PLL, SerDes, PHY, Serializer, Deserializer, VCO, High-speed Trans receiver Applicants: Qualcomm is an equal... Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical...

Company: Qualcomm
Posted Date: 19 Jun 2025

Serdes PHY Analog Design Engineer

Engineering General Summary: Serdes PHY Analog Design Job Function BDC SerDes Mixed-Signal design team is actively... experience Keywords Analog circuit Design, Rx, Tx, PLL, SerDes, PHY, Serializer, Deserializer, VCO, High-speed Trans receiver...

Company: Qualcomm
Posted Date: 10 Apr 2025

Senior Principal Design Engineer

. Principal Design Engineer The role will be a key player in organization responsible for Characterizing and validating Analog...-Silicon PHY, Systems Interop and Compliance testing. 2-3 years of management experience leading/mentoring a small team...

Posted Date: 23 May 2025

Senior Principal Design Engineer

role will be a key player in organization responsible for Characterizing and validating Analog and Digital IP based Silicon... Experience: 10-15 years (with BTech) or 10 years (with MTech) experience in Post-Silicon PHY, Systems Interop and Compliance...

Posted Date: 22 May 2025

Sr Principal Design Engineer

multiprotocol PHY IPs (UCIE or SerDes IPs is preferred) B.E/B.Tech/M.E/M.Tech with 10+ years of experience Good... Responsibilities: Lead DesignVerification (DV) execution of UCIe PHY IP. Drive internal DV team meeting for day to day execution...

Posted Date: 12 Jun 2025