Find your dream job NOW!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: SOC Design Engineer, Location: Santa Clara, CA

Page: 2

Senior Design Verification Engineer

ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document... Required skill sets: 2+ years ASIC design, verification, or related work experience. Experience in UVM, System Verilog, SOC...

Company: Qualcomm
Location: Santa Clara, CA
Posted Date: 14 Nov 2025
Salary: $126700 - 190100 per year

Senior Principal Digital IC Design Engineer

Design Engineer at Marvell, you will be part of the DCE – Connectivity Business Group, contributing to the development... Collaborate with systems and architecture teams to define SoC-level specifications, including performance, power, area...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 12 Nov 2025

Digital IC design Engineer

Engineer with Marvell, you’ll be a member of the Custom compute and solutions group. Our design team works on state-of-the-art..., above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact As a Hardware Design Senior Staff...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 07 Nov 2025
Salary: $121400 - 181800 per year

CPU Physical Design Methodology and Optimization Engineer

to work with most teams in CPU design and influence SOC teams as well. You will also be actively contributing to new... with CPU, CAD, and design teams to engineer new flows/algorithms to improve PPA • Detailed analysis across partitions...

Company: Apple
Location: Santa Clara, CA
Posted Date: 06 Nov 2025

GPU Design Engineer - Memory Hierarchy

help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You'll...! Description As a GPU Design Engineer, you will participate in micro-architecture specification and RTL coding. Explore architecture trade...

Company: Apple
Location: Santa Clara, CA
Posted Date: 06 Nov 2025

CPU Physical Design Methodology and Optimization Engineer

to work with most teams in CPU design and influence SOC teams as well. You will also be actively contributing to new... with CPU, CAD, and design teams to engineer new flows/algorithms to improve PPA • Detailed analysis across partitions...

Company: Apple
Location: Santa Clara, CA
Posted Date: 06 Nov 2025

Hardware Board Design Engineer

, and more. Position: Hardware Board Design Engineer As an experienced Hardware Board Design Engineer (individual contributor...'s Snapdragon SoC, delivering a comprehensive solution that includes hardware, software, reference designs, user guides, SDKs...

Company: Qualcomm
Location: Santa Clara, CA
Posted Date: 06 Nov 2025

GPU Design Engineer - Memory Hierarchy

help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You'll...! Description As a GPU Design Engineer, you will participate in micro-architecture specification and RTL coding. Explore architecture trade...

Company: Apple
Location: Santa Clara, CA
Posted Date: 06 Nov 2025
Salary: $126800 - 190900 per year

ASIC Design Engineer

engineer to join our exciting team of problem solvers. Description The ideal candidate will have experience in ASIC design.... - Knowledge of high-performance memory subsystem, including dram controller, PHY architecture and design, DFI interface and dram...

Company: Apple
Location: Santa Clara, CA
Posted Date: 31 Oct 2025
Salary: $126800 - 190900 per year

Senior ASIC Design Engineer – Clocks IP

ASIC engineer to join the team. The Team is responsible for crafting all aspects of GPU and CPU clocking. The team... collaborates with the front design team to understand the clocking requirements for the chip. The clocks team interacts with the...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 29 Oct 2025

Senior ASIC Design Engineer - DFX

We are now looking for a Senior ASIC Design Engineer - DFX NVIDIA has continuously reinvented itself over two decades... architecture, design, and verification of DFT IPs for cutting-edge SoC designs. Develop, deploy, and enhance DFT methodologies...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 25 Oct 2025

ASIC/RTL Design Engineer - Senior (US)

track record of ASIC design on several production tape-outs. Experience in Designing RTL block for an SOC. Experience... optional) Top MUST HAVE skills: - Experience in Designing RTL block for an SOC. - Must have proven track record of ASIC...

Company: LanceSoft
Location: Santa Clara, CA
Posted Date: 23 Jan 2026

ASIC/RTL Design Engineer

to all aspects of SoC design including chip definition, architecture development and modeling, development of micro-architectural... in, the design of leading edge SoCs in advanced digital CMOS processes. Our RTL Design Engineers are expected contribute...

Location: Santa Clara, CA
Posted Date: 23 Jan 2026

ASIC/RTL Design Engineer - Senior (US)

track record of ASIC design on several production tape-outs. Experience in Designing RTL block for an SOC. Experience... optional) Top MUST HAVE skills: - Experience in Designing RTL block for an SOC. - Must have proven track record of ASIC...

Company: LanceSoft
Location: Santa Clara, CA
Posted Date: 22 Jan 2026

Lead Design Verification Engineer

Job Details: Job Description: We are seeking a highly accomplished Silicon Design Verification Architect to define... architecture, as well as close collaboration with design, architecture, software, and post‑silicon teams. Key Responsibilities...

Company: Intel
Location: Santa Clara, CA
Posted Date: 14 Jan 2026

Senior ASIC RTL Design Engineer

aspects of the overall design of the IP and the subsystem. Work closely with FEINT, DFT, Physical Design and SOC teams... your career. THE ROLE: As a member of the AMD, you will help bring to life cutting-edge designs and deliver IPs to SOC...

Posted Date: 26 Dec 2025

Principal Interconnect Micro-architect and RTL Design Engineer

and performance/power. In this role the candidate will work with IP and SOC Architecture team, RTL design team, verification team... (PPA) of AMD’s SoC coherent Interconnects Data Fabrics IPs for next generation AMD AI devices. The ideal candidate...

Posted Date: 17 Dec 2025

Senior Principal Engineer, Physical Design

SoC programs, overseeing synthesis, floorplanning, power grid design, place and route, clock tree synthesis, timing... and scaling physical design teams, managing complex SoC projects, and delivering high-quality tapeouts under aggressive schedules...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 12 Dec 2025

Senior ASIC Design Engineer

NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world’s leading SoC's and GPU... for the future of computing. What you’ll be doing: As a key member of the Design team, you will be responsible for the...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 10 Dec 2025

ASIC Design Engineer - New College Grad 2026

NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This position offers the... future of computing! What you'll be doing: As a key member of the GPU Design team, you will implement, document...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 19 Nov 2025
Salary: $96000 - 161000 per year