Applications Engineer – DDR Design IP Job Location: San Jose, CA Job Description The Cadence IP team develops industry leading... presales of DDR IP by generating collateral through simulations, synthesis and publications. As you grow into more senior roles...
Senior System Validation Engineer This exciting role will be responsible for validating high-speed memory buffer...: develop scripts for lab equipment control and data analysis. Support applications and design teams in debugging and resolving...