Find your dream job NOW!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Senior DFT Design Engineer, Location: USA

Page: 2

Senior ASIC Physical Design Engineer, Netlisting

, to amplify human inventiveness and intelligence. We are now looking for a motivated Senior ASIC Physical Design Engineer... human inventiveness and intelligence. What you'll be doing: You will drive physical design of high-frequency and low...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 08 Oct 2025

Senior Design Verification Engineer

Digital ASIC Design Verification Engineer Minneapolis, MN (onsite) US Citizen or US Permanent Resident Full-Time... for complex design blocks and SOCs Implementing complex digital designs using reusable RTL methods (Verilog, VHDL, SystemVerilog...

Posted Date: 13 Dec 2025

Principal/ Senior Principal Digital ASIC Circuit Design Engineer

to the warfighter. We are seeking a front-end ASIC design engineer for design and verification of full-custom digital... Digital ASIC Circuit Design Engineer Level: Bachelor's degree in a technical area (BSEE or other Engineering discipline...

Company: Northrop Grumman
Location: USA
Posted Date: 26 Nov 2025
Salary: $119600 - 179500 per year

Senior ASIC Design Engineer - Hardware

Join the NVIDIA System-On-Chip (SOC) group as an ASIC Design Engineer and make a broad impact. You will focus... programming Prior design on system level IP (Clocks/DFT/Resets) Experience developing methodologies used by others Hands...

Company: Nvidia
Location: Austin, TX
Posted Date: 22 Nov 2025

Senior ASIC Design Engineer – Clocks IP

ASIC engineer to join the team. The Team is responsible for crafting all aspects of GPU and CPU clocking. The team... collaborates with the front design team to understand the clocking requirements for the chip. The clocks team interacts with the...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 29 Oct 2025

Senior FPGA Design Engineer (Hybrid-Puerto Rico)

Electrical or Computer Engineer to be involved in the design, implementation, verification, and integration of a wide variety... Design for Test (DFT) and manufacturability issues Experience with Unix, scripting, C/C++, and/or Perl...

Posted Date: 19 Oct 2025

Senior Mechanical Design Engineer - Lidar Test Systems

: We are looking for a Mechanical Design Engineer to contribute to the mechanical design of our test and qualification systems. What you'll be doing... understanding of design for test (DfT) and design for manufacturing (DFM) for optical components-silicon photonics & IIIV, camera...

Company: Aeva
Location: Mountain View, CA
Posted Date: 18 Oct 2025
Salary: $181300 - 245300 per year

Senior Staff ASIC Physical Design Engineer

Physical Design Engineer to support our growing engineering team in advanced technology development programs based out... technologies to develop, design, produce and sustain optimized product lines across the sector while providing a decisive advantage...

Company: Northrop Grumman
Location: USA
Posted Date: 17 Oct 2025

Senior ASIC Design Engineer

design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor-planning, ECO...NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world’s leading SoC's and GPU...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 10 Dec 2025

Senior Principal Digital IC Design Engineer

, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact Our design team works on state...-of-the-art datacenter and AI SOCs. As a member of the R&D team, you will design world-class hardware for the industry...

Company: Marvell
Location: Westborough, MA
Posted Date: 07 Dec 2025

Senior ASIC Physical Design Engineer, Cache Coherent Interconnects

understanding of ASIC design flow including RTL design and verification, DFT, and ECO. Strong communication and interpersonal...As a member of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 21 Nov 2025

Senior ASIC Design Engineer, Amazon Leo

meets DFT, timing and power targets by working closely with the implementation team · Learn about requirements... or a related field - 7+ years of digital design in communication systems experience - Experience with products that have gone...

Company: Amazon
Location: San Diego, CA
Posted Date: 19 Nov 2025

Senior Principal Digital IC Design Engineer

, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact Our design team works on state...-of-the-art datacenter and AI SOCs. As a member of the R&D team, you will design world-class hardware for the industry...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 30 Oct 2025

Senior CPU Circuit Design Engineer

needs technology that can enrich the lives of every person on earth. We work every single day to design and manufacture... digital circuits for a CPU, including memory and caches. Designs floorplans, performs circuit design, schematic entry...

Company: Intel
Location: Austin, TX
Posted Date: 28 Sep 2025

Sr. Physical Design Methodology Engineer, Annapurna Labs

technologies. We're looking for an ASIC Physical Design Methodology Engineer to help us trail-blaze new technologies... work. Interface directly with RTL, Physical Design, Package Design, DFT teams to improve methodologies and efficiencies...

Company: Amazon
Location: Cupertino, CA
Posted Date: 04 Dec 2025

Digital Design Engineer

Overview: Rambus, a premier chip and silicon IP provider, is seeking to hire an entry level Digital Design Engineer... to join our Bufferchip Design team in Agoura Hills, California. Candidates will be joining some of the brightest inventors and engineers...

Company: Rambus
Location: Agoura Hills, CA
Posted Date: 24 Nov 2025
Salary: $83400 - 154800 per year

Sr. Full Chip Physical Design Engineer (Silicon Engineering)

ultimate goal of enabling human life on Mars. SR. FULL CHIP PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're... pipeline planning and top level design for testability (DFT) planning Collaborate with chip architects, ASIC engineers...

Company: SpaceX
Location: USA
Posted Date: 14 Nov 2025

Sr. SOC/ASIC Physical Design Methodology/CAD Engineer (Silicon Engineering)

to work extended hours and weekends as needed COMPENSATION AND BENEFITS: Pay range: Physical Design Engineer/Senior... ultimate goal of enabling human life on Mars. SR. SOC/ASIC PHYSICAL DESIGN METHODOLOGY/CAD ENGINEER (SILICON ENGINEERING...

Company: SpaceX
Location: USA
Posted Date: 13 Nov 2025

Digital IC design Engineer

, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact As a Hardware Design Senior Staff... Engineer with Marvell, you’ll be a member of the Custom compute and solutions group. Our design team works on state-of-the-art...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 08 Nov 2025
Salary: $121400 - 181800 per year

SoC Design Integration Engineer

your career. THE ROLE: As a SoC Design Integration Engineer, you should have extensive SoC level design integration.... You should be familiar with SoC level Clock and Reset, low power design, UPF, CDC/RDC/LINT, DFT, repeaters, top level integration...

Posted Date: 07 Nov 2025