Staff Engineer, VLSI Design Engineering (RTL Design, UVM validation, and Emulation support)

integration issues. Qualifications Qualifications: 4 to 7 years of experience in RTL design, UVM validation, and emulation.... Job Description We are looking for a highly motivated engineer to develop synthesizable RTL models, validate them using UVM testbenches, and deliver optimized...