Syntheis & Timing Analysis Constraints Lead

RESPONSIBILITIES: Responsible for the development of complex multi-mode / multi-corner timing constraints that are compatible for RTL... that enable RTL quality checks Hands on experience in building the timing constraints for IPs, blocks and Full-chip...