Find your dream job NOW!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: CPU RTL Methodology Engineer, Location: Santa Clara, CA

Page: 1

CPU RTL Methodology Engineer

Summary: We are seeking a highly skilled and versatile engineer who thrives at the intersection of RTL design and CAD... to streamline design and debug processes. You’ll work closely with CPU design teams to support RTL development, triage issues...

Company: Qualcomm
Location: Santa Clara, CA
Posted Date: 03 Mar 2026

CPU RTL Methodology Engineer

Define and develop methodologies to build scalable, efficient CPU designs Support RTL development and debug workflows... across CPU design teams. Maintain and enhance RTL databases and repositories using GIT and other version control systems. Triage...

Company: Qualcomm
Location: Santa Clara, CA
Posted Date: 02 Mar 2026

Senior RTL Analysis Methodology Engineer

to do their best work. Come join the team and see how you can make a lasting impact on the world. We seek an RTL Analysis Methodology... Engineer to join our Logic Design Implementation team. The team develops and supports static RTL verification methodologies...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 29 Jan 2026

Senior Physical Design Methodology Engineer, Innovus Flows

engineer to be a part of NVIDIA’s physical design (PD) methodology team driving innovation in PD across all of NVIDIA... at scale, in the shortest possible time. Your work in physical design methodology directly enables our speed to market...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 24 Jan 2026

SOC IP Methodology Engineer - Custom SOC

Nvidia is hiring a Senior SOC/IP Methodology Engineer to help design and architect next generation custom SoC/IP... to be. What you will be doing: Responsible for developing and optimizing semi-custom RTL to GDS methodologies, work with internal and external...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 22 Jan 2026

CPU Server Physical Design Timing Engineer

STA setup, convergence, reviews and signoff for multi-mode, multi-voltage domain designs of Oryon CPU Cores. Timing... nodes. Work on automation scripts within STA/PD tools for methodology development. Good Technical writing and Communication...

Company: Qualcomm
Location: Santa Clara, CA
Posted Date: 02 Mar 2026

Memory Controller Design Engineer

front end of the DDR controller interfaces to the rest of the system such as CPU, DSP, Multimedia Processors and the... engineer is expected to be responsible for enabling high speed (1Ghz+) designs in QCT products. The candidate will work...

Company: Qualcomm
Location: Santa Clara, CA
Posted Date: 02 Mar 2026
Salary: $107400 - 161200 per year

Formal Verification Engineer - New College Grad 2026

As a Formal Verification Engineer at NVIDIA, you will work in the formal verification team for the industry's leading... chips. We are looking for outstanding candidates with knowledge of formal methods. The engineer will own the task of formal...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 21 Feb 2026
Salary: $100000 - 166750 per year

GPU Design Verification Engineer

and implements corrective measures to resolve failing tests Collaborates with GPU architects, RTL developers, and physical design... Maintains and improves existing functional verification infrastructure and methodology Participates in the definition...

Company: Intel
Location: Santa Clara, CA
Posted Date: 21 Feb 2026

GPU Design Verification Engineer

and implements corrective measures to resolve failing tests Collaborates with GPU architects, RTL developers, and physical design... Maintains and improves existing functional verification infrastructure and methodology Participates in the definition...

Company: Intel
Location: Santa Clara, CA
Posted Date: 15 Feb 2026

GPU Design Verification Engineer

and implements corrective measures to resolve failing tests Collaborates with GPU architects, RTL developers, and physical design... Maintains and improves existing functional verification infrastructure and methodology Participates in the definition...

Company: Intel
Location: Santa Clara, CA
Posted Date: 14 Feb 2026