Find your dream job NOW!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: IP/Subsystem Verification Lead, Location: Bangalore, Karnataka

Page: 1

IP/Subsystem Verification Lead

include IP and subsystem design verification and working collaboratively with the IP/SoC team. Key Responsibilities..., you will help bring to life cutting-edge designs. You will lead a front-end design verification team, and work closely...

Posted Date: 07 Nov 2025

IP/ Subsystem Design Lead

. Responsibilities include IP and subsystem design, integrating multiple IPs, performing quality checks and working collaboratively... with other members of the IP team to support design verification, implementation (synthesis, constraints, static timing analysis...

Posted Date: 25 Oct 2025

IP/SoC Verification Lead

you will be: Developing and executing test plans for Unit/IP/Subsystem/ SOC level verification System Verilog test bench development.../Subsystem/ SOC level verification Experience in System Verilog test bench development including stimulus, checkers, transactors...

Posted Date: 11 Oct 2025

Techincal Lead- Design Verification

Job Requirements The ideal candidate for this Senior Lead Verification Engineer position... should have a strong background in verification methodologies and be able to effectively lead a team in achieving project goals. 10-12 Yrs of work...

Company: Quest Global
Posted Date: 13 Aug 2025

Senior Lead Verification Engineer

Job Requirements The ideal candidate for this Senior Lead Verification Engineer position... should have a strong background in verification methodologies and be able to effectively lead a team in achieving project goals.9-10 Yrs of work...

Company: Quest Global
Posted Date: 13 Aug 2025

Performance Verification Lead

that will execute to a high standard of quality Engage in multi-discipline interactions with IP and SoC architect and verification... your career. MTS SILICON PERFORMANCE VERIFICATION ENGINEER THE ROLE: The successful candidate will join AMD's Computing...

Posted Date: 24 Oct 2025

DSP / NPU Design Verification Sr Engineer/Sr Lead/Staff/Sr Staff Engineer

from intellectual property. Job Responsibilities: · Drive design verification of DSP IP by working with a global DSP design team.... · Hands-on simulations and ability to debug not only IP level, but Subsystem and SoC level fails and bugs. · Complete...

Company: Qualcomm
Posted Date: 10 Oct 2025

Sr. Manager Design Verification

, environments, and coverage strategies for complex IP blocks. Subsystem Verification: Ensure seamless integration and verification.... Deep expertise in IP and subsystem-level verification, including UVM/SystemVerilog, formal verification, and emulation...

Posted Date: 29 Oct 2025

Design Verification Senior Principal Engineer

of relevant experience - Strong background in IP, Subsystem and SoC verification, including methodology and testbench development..., above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact - Be part of the Design Verification...

Company: Marvell
Posted Date: 20 Sep 2025

Sr. SOC level verification -GDP (PCIE,USB,Ethernet ) Engineer

) Expertise in IP, Subsystem and SOC Verification with specialization in Integration, verification tools Strong hands... for GDP (PCIE,USB,Ethernet,I2C,I3C,Uart,SPI) and subsystem or signature IP’s in the complex SOC. He will be responsible...

Posted Date: 09 Sep 2025

Design Verification Senior Staff Engineer

–10 years of relevant experience - Strong background in IP, Subsystem and SoC verification, including methodology.../Career solutions including the CXL product line. What You Can Expect Develop and maintain testbenches for IP, subsystem...

Company: Marvell
Posted Date: 06 Sep 2025

Lead I - Embedded Software

for simulation and Emulation/FPGA platform Experience with System Verilog IP/Subsystem and SOC development environment Knowledge... debugging integrating firmware/ applications and development level testing of complex SW/HW systems. Work directly with IP...

Company: UST
Posted Date: 24 Oct 2025

Digital Design Lead

state of the art. About the Role As SOC Design Lead one will be responsible for driving complex SOC project... to define hardware architecture, work with verification team for pre silicon verification, DFT and Physical design team for SOC...

Posted Date: 19 Sep 2025

Lead I - Embedded Software

for simulation and Emulation/FPGA platform Experience with System Verilog IP/Subsystem and SOC development environment Knowledge... debugging integrating firmware/ applications and development level testing of complex SW/HW systems. Work directly with IP...

Company: UST
Posted Date: 28 Aug 2025

Lead I - Embedded Software

for simulation and Emulation/FPGA platform Experience with System Verilog IP/Subsystem and SOC development environment Knowledge... debugging integrating firmware/ applications and development level testing of complex SW/HW systems. Work directly with IP...

Company: UST
Posted Date: 27 Aug 2025

Lead Design Engineer

. Job Description Be part of the Cadence DDR PHY IP Front End Design team responsible for - Develop firmware for DDR5 PHY using... on Microcontrollers. Responsible for collaborating with hardware designers and memory subsystem architects to derive training...

Posted Date: 12 Oct 2025

Technologist Engineer, ASIC Development Engineering (Validation)

. Ability to develop and execute validation plans at IP, subsystem, and SoC levels. Strong experience in pre-/post-silicon... engineers working on the development of advanced controller SoCs. As a SoC Validation Lead, you will be responsible...

Company: SanDisk
Posted Date: 01 Nov 2025

VLSI Engineer

to End) Location - Bangalore / Hyderabad Experience - 7+ - Lead/Architec 3. Lead Design Verification Engineer... / subsystem or a SOC. Should have a track record of leading a team of engineers. Extensive experience in IP/sub-system...

Company: Wipro
Posted Date: 31 Oct 2025

XR Systems Technology Architect - All levels

, SoC architecture, NOC, DDR subsystem, LPDDR IP, caches, security, virtual memory, development, RTL design, Computer vision...! We are looking for engineers with background in diverse areas including architecture and micro architecture definition, design and verification...

Company: Qualcomm
Posted Date: 29 Oct 2025

XR Systems Technology Architect - All levels

architecture, NOC, DDR subsystem, LPDDR IP, caches, security, virtual memory, development, RTL design, Computer vision, Artificial... with background in diverse areas including architecture and micro architecture definition, design and verification of IPs and SoCs...

Company: Qualcomm
Posted Date: 29 Oct 2025